Sciweavers

16994 search results - page 70 / 3399
» Improving the Performance of maxRPC
Sort
View
MICRO
2000
IEEE
71views Hardware» more  MICRO 2000»
14 years 2 months ago
Improving BTB performance in the presence of DLLs
Dynamically Linked Libraries (DLLs) promote software modularity, portability, and flexibility and their use has become widespread. In this paper, we characterize the behavior of f...
Stevan A. Vlaovic, Edward S. Davidson, Gary S. Tys...
ICC
1997
IEEE
113views Communications» more  ICC 1997»
14 years 2 months ago
Improved Performance QPSK Demodulator for Digital Satellite Radio
: Practical realizations of the optimum closed loop structure for coherent demodulation of QPSK signals demands the approximation of the hyperbolic tangent nonlinearity (Tanh) with...
Alexandre G. Melo, Henrique J. A. da Silva
ICS
2009
Tsinghua U.
14 years 4 months ago
Less reused filter: improving l2 cache performance via filtering less reused lines
The L2 cache is commonly managed using LRU policy. For workloads that have a working set larger than L2 cache, LRU behaves poorly, resulting in a great number of less reused lines...
Lingxiang Xiang, Tianzhou Chen, Qingsong Shi, Wei ...
VLDB
2005
ACM
121views Database» more  VLDB 2005»
14 years 3 months ago
Improving Database Performance on Simultaneous Multithreading Processors
Simultaneous multithreading (SMT) allows multiple threads to supply instructions to the instruction pipeline of a superscalar processor. Because threads share processor resources,...
Jingren Zhou, John Cieslewicz, Kenneth A. Ross, Mi...
HPCA
1999
IEEE
14 years 2 months ago
Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance
In general-purpose microprocessors, recent trends have pushed towards 64-bit word widths, primarily to accommodate the large addressing needs of some programs. Many integer proble...
David Brooks, Margaret Martonosi