Sciweavers

122 search results - page 22 / 25
» In Situ Design of Register Operations
Sort
View
MICRO
2003
IEEE
143views Hardware» more  MICRO 2003»
14 years 2 months ago
VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power
Energy-efficient processor design is becoming more and more important with technology scaling and with high performance requirements. Supply-voltage scaling is an efficient way to...
Hai Li, Chen-Yong Cher, T. N. Vijaykumar, Kaushik ...
ESWS
2008
Springer
13 years 11 months ago
A Semantic Web Middleware for Virtual Data Integration on the Web
In this contribution a system is presented, which provides access to distributed data sources using Semantic Web technology. While it was primarily designed for data sharing and sc...
Andreas Langegger, Wolfram Wöß, Martin ...
GLVLSI
2003
IEEE
180views VLSI» more  GLVLSI 2003»
14 years 2 months ago
3D direct vertical interconnect microprocessors test vehicle
The current trends in high performance integrated circuits are towards faster and more powerful circuits in the giga-hertz range and even further. As the more complex Integrated C...
John Mayega, Okan Erdogan, Paul M. Belemjian, Kuan...
MICRO
2003
IEEE
258views Hardware» more  MICRO 2003»
14 years 2 months ago
LLVA: A Low-level Virtual Instruction Set Architecture
A virtual instruction set architecture (V-ISA) implemented via a processor-specific software translation layer can provide great flexibility to processor designers. Recent examp...
Vikram S. Adve, Chris Lattner, Michael Brukman, An...
GLVLSI
1998
IEEE
124views VLSI» more  GLVLSI 1998»
14 years 1 months ago
Non-Refreshing Analog Neural Storage Tailored for On-Chip Learning
In this research, we devised a new simple technique for statically holding analog weights, which does not require periodic refreshing. It further contains a mechanism to locally u...
Bassem A. Alhalabi, Qutaibah M. Malluhi, Rafic A. ...