Sciweavers

309 search results - page 41 / 62
» In-Network Cache Coherence
Sort
View
IEEEPACT
2008
IEEE
14 years 2 months ago
Improving support for locality and fine-grain sharing in chip multiprocessors
Both commercial and scientific workloads benefit from concurrency and exhibit data sharing across threads/processes. The resulting sharing patterns are often fine-grain, with t...
Hemayet Hossain, Sandhya Dwarkadas, Michael C. Hua...
RT
1998
Springer
13 years 12 months ago
Lazy Decompression of Surface Light Fields for Precomputed Global Illumination
This paper describes a series of algorithms that allow the unconstrained walkthrough of static scenes shaded with the results of precomputed global illumination. The global illumin...
Gavin S. P. Miller, Steven M. Rubin, Dulce B. Ponc...
ASPLOS
2011
ACM
12 years 11 months ago
Hardware acceleration of transactional memory on commodity systems
The adoption of transactional memory is hindered by the high overhead of software transactional memory and the intrusive design changes required by previously proposed TM hardware...
Jared Casper, Tayo Oguntebi, Sungpack Hong, Nathan...
IPPS
2006
IEEE
14 years 1 months ago
Quantifying and reducing the effects of wrong-path memory references in cache-coherent multiprocessor systems
High-performance multiprocessor systems built around out-of-order processors with aggressive branch predictors execute many memory references that turn out to be on a mispredicted...
Resit Sendag, Ayse Yilmazer, Joshua J. Yi, Augustu...
HPCA
2007
IEEE
14 years 8 months ago
LogTM-SE: Decoupling Hardware Transactional Memory from Caches
This paper proposes a hardware transactional memory (HTM) system called LogTM Signature Edition (LogTM-SE). LogTM-SE uses signatures to summarize a transaction's readand writ...
Luke Yen, Jayaram Bobba, Michael R. Marty, Kevin E...