Sciweavers

661 search results - page 23 / 133
» Increasing Processor Performance by Implementing Deeper Pipe...
Sort
View
ICS
2011
Tsinghua U.
12 years 11 months ago
High performance linpack benchmark: a fault tolerant implementation without checkpointing
The probability that a failure will occur before the end of the computation increases as the number of processors used in a high performance computing application increases. For l...
Teresa Davies, Christer Karlsson, Hui Liu, Chong D...
ISCA
2003
IEEE
93views Hardware» more  ISCA 2003»
14 years 20 days ago
Improving Dynamic Cluster Assignment for Clustered Trace Cache Processors
This work examines dynamic cluster assignment for a clustered trace cache processor (CTCP). Previously proposed cluster assignment techniques run into unique problems as issue wid...
Ravi Bhargava, Lizy Kurian John
FPGA
2004
ACM
119views FPGA» more  FPGA 2004»
14 years 24 days ago
A quantitative analysis of the speedup factors of FPGAs over processors
The speedup over a microprocessor that can be achieved by implementing some programs on an FPGA has been extensively reported. This paper presents an analysis, both quantitative a...
Zhi Guo, Walid A. Najjar, Frank Vahid, Kees A. Vis...
MICRO
2003
IEEE
166views Hardware» more  MICRO 2003»
14 years 20 days ago
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
With increasing clock frequencies and silicon integration, power aware computing has become a critical concern in the design of embedded processors and systems-on-chip. One of the...
Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pa...
IPPS
2005
IEEE
14 years 1 months ago
BioFilter: An Architecture for Parallel Deployment and Dynamic Chaining of Standalone Bioinformatics Tools
A large number of bioinformatics analysis tools available today are processor intensive. Keeping in mind that the amount of biological data to be analyzed is growing steadily, and...
Thomas S. Brettin, Avinash Kewalramani