Sciweavers

1139 search results - page 140 / 228
» Increasing the throughput of HomePNA
Sort
View
SBCCI
2005
ACM
276views VLSI» more  SBCCI 2005»
14 years 3 months ago
Virtual channels in networks on chip: implementation and evaluation on hermes NoC
Networks on chip (NoCs) draw on concepts inherited from distributed systems and computer networks subject areas to interconnect IP cores in a structured and scalable way. Congesti...
Aline Mello, Leonel Tedesco, Ney Calazans, Fernand...
WOWMOM
2005
ACM
129views Multimedia» more  WOWMOM 2005»
14 years 3 months ago
The Wireless Hierarchical Token Bucket: A Channel Aware Scheduler for 802.11 Networks
The paper proposes an architecture for a scheduling algorithm, to be integrated in IEEE 802.11 Access Points (AP), able to take into account, besides the transport service class r...
Rosario Giuseppe Garroppo, Stefano Giordano, Stefa...
INFOCOM
2003
IEEE
14 years 3 months ago
Uplink Scheduling in CDMA Packet-Data Systems
Abstract—Uplink scheduling in wireless systems is gaining importance due to arising uplink intensive data services (ftp, image uploads etc.), which could be hampered by the curre...
Krishnan Kumaran, Lijun Qian
MICRO
2003
IEEE
128views Hardware» more  MICRO 2003»
14 years 3 months ago
IPStash: a Power-Efficient Memory Architecture for IP-lookup
Abstract—High-speed routers often use commodity, fully-associative, TCAMs (Ternary Content Addressable Memories) to perform packet classification and routing (IP lookup). We prop...
Stefanos Kaxiras, Georgios Keramidas
ISCA
2010
IEEE
185views Hardware» more  ISCA 2010»
14 years 3 months ago
Dynamic warp subdivision for integrated branch and memory divergence tolerance
SIMD organizations amortize the area and power of fetch, decode, and issue logic across multiple processing units in order to maximize throughput for a given area and power budget...
Jiayuan Meng, David Tarjan, Kevin Skadron