Sciweavers

86 search results - page 8 / 18
» Incremental compilation for parallel logic verification syst...
Sort
View
SPIN
2000
Springer
13 years 11 months ago
The Temporal Rover and the ATG Rover
The Temporal Rover is a specification based verification tool for applications written in C, C++, Java, Verilog and VHDL. The tool combines formal specification, using Linear-Time ...
Doron Drusinsky
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
14 years 13 days ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
PEPM
2009
ACM
14 years 4 months ago
Self-adjusting computation: (an overview)
Many applications need to respond to incremental modifications to data. Being incremental, such modification often require incremental modifications to the output, making it po...
Umut A. Acar
PPSN
2004
Springer
14 years 26 days ago
Recognizing Speed Limit Sign Numbers by Evolvable Hardware
An automatic traffic sign detection system would be important in a driver assistance system. In this paper, an approach for detecting numbers on speed limit signs is proposed. Suc...
Jim Torresen, Jorgen W. Bakke, Lukás Sekani...
DEDS
2006
119views more  DEDS 2006»
13 years 7 months ago
Diagnosability of Discrete Event Systems with Modular Structure
The diagnosis of unobservable faults in large and complex discrete event systems modeled by parallel composition of automata is considered. A modular approach is developed for diag...
Olivier Contant, Stéphane Lafortune, Demost...