Sciweavers

1192 search results - page 29 / 239
» Instruction Level Distributed Processing
Sort
View
ISCA
2010
IEEE
232views Hardware» more  ISCA 2010»
13 years 5 months ago
Evolution of thread-level parallelism in desktop applications
As the effective limits of frequency and instruction level parallelism have been reached, the strategy of microprocessor vendors has changed to increase the number of processing ...
Geoffrey Blake, Ronald G. Dreslinski, Trevor N. Mu...
ICASSP
2010
IEEE
13 years 5 months ago
Feature extraction for robust speech recognition based on maximizing the sharpness of the power distribution and on power floori
This paper presents a new robust feature extraction algorithm based on a modified approach to power bias subtraction combined with applying a threshold to the power spectral dens...
Chanwoo Kim, Richard M. Stern
ISCC
2009
IEEE
210views Communications» more  ISCC 2009»
14 years 1 months ago
Towards a Java bytecodes compiler for Nios II soft-core processor
Reconfigurable computing is one of the most recent research topics in computer science. The Altera™ Nios II soft-core processor can be included in a large set of reconfigurable ...
Willian dos Santos Lima, Renata Spolon Lobato, Ale...
IEEEPACT
2008
IEEE
14 years 1 months ago
Skewed redundancy
Technology scaling in integrated circuits has consistently provided dramatic performance improvements in modern microprocessors. However, increasing device counts and decreasing o...
Gordon B. Bell, Mikko H. Lipasti
ICIP
2010
IEEE
13 years 4 months ago
A variational multiphase level set approach to simultaneous segmentation and bias correction
This paper presents a novel level set approach to simultaneous tissue segmentation and bias correction of Magnetic Resonance Imaging (MRI) images. We first model the distribution ...
Kaihua Zhang, Lei Zhang, Su Zhang