Sciweavers

113 search results - page 23 / 23
» Instruction Scheduling Based on Subgraph Isomorphism for a H...
Sort
View
145
Voted
FPGA
2007
ACM
150views FPGA» more  FPGA 2007»
15 years 9 months ago
FPGA-friendly code compression for horizontal microcoded custom IPs
Shrinking time-to-market and high demand for productivity has driven traditional hardware designers to use design methodologies that start from high-level languages. However, meet...
Bita Gorjiara, Daniel Gajski
122
Voted
MICRO
1998
IEEE
79views Hardware» more  MICRO 1998»
15 years 7 months ago
Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures
The inherent instruction-level parallelism (ILP) of current applications (specially those based on floating point computations) has driven hardware designers and compilers writers...
David López, Josep Llosa, Mateo Valero, Edu...
167
Voted
VEE
2009
ACM
171views Virtualization» more  VEE 2009»
15 years 10 months ago
Dynamic memory balancing for virtual machines
Virtualization essentially enables multiple operating systems and applications to run on one physical computer by multiplexing hardware resources. A key motivation for applying vi...
Weiming Zhao, Zhenlin Wang