Sciweavers

1042 search results - page 103 / 209
» Integrative Architecture Elicitation for Large Computer Base...
Sort
View
128
Voted
IPPS
2000
IEEE
15 years 8 months ago
Fault-Tolerant Distributed-Shared-Memory on a Broadcast-Based Interconnection Network
The Simultaneous Optical Multiprocessor Exchange Bus (SOME-Bus) is a low-latency, high-bandwidth interconnection network which directly links arbitrary pairs of processor nodes wit...
Diana Hecht, Constantine Katsinis
123
Voted
DAC
1995
ACM
15 years 7 months ago
A Transformation-Based Approach for Storage Optimization
High-level synthesis (HLS) has been successfully targeted towards the digital signal processing (DSP) domain. Both application-speci c integrated circuits (ASICs) and application-...
Wei-Kai Cheng, Youn-Long Lin
169
Voted
CCECE
2006
IEEE
15 years 9 months ago
QOS Driven Network-on-Chip Design for Real Time Systems
Real Time embedded system designers are facing extreme challenges in underlying architectural design selection. It involves the selection of a programmable, concurrent, heterogene...
Ankur Agarwal, Mehmet Mustafa, Abhijit S. Pandya
CAD
2010
Springer
15 years 3 months ago
AR interfacing with prototype 3D applications based on user-centered interactivity
Augmented Reality (AR) has been acclaimed as one of the promising technologies for advancing future UbiComp (Ubiquitous Computing) environments. Despite a myriad of AR application...
Seungjun Kim, Anind K. Dey
ICPP
2009
IEEE
15 years 10 months ago
Accelerating Checkpoint Operation by Node-Level Write Aggregation on Multicore Systems
—Clusters and applications continue to grow in size while their mean time between failure (MTBF) is getting smaller. Checkpoint/Restart is becoming increasingly important for lar...
Xiangyong Ouyang, Karthik Gopalakrishnan, Dhabales...