Sciweavers

279 search results - page 49 / 56
» Intellectual Property Metering
Sort
View
CODES
2009
IEEE
14 years 2 months ago
An on-chip interconnect and protocol stack for multiple communication paradigms and programming models
A growing number of applications, with diverse requirements, are integrated on the same System on Chip (SoC) in the form of hardware and software Intellectual Property (IP). The d...
Andreas Hansson, Kees Goossens
ICASSP
2008
IEEE
14 years 1 months ago
Systematic generation of FPGA-based FFT implementations
In this paper, we propose a systemic approach for synthesizing field-programmable gate array (FPGA) implementations of fast Fourier transform (FFT) computations. Our approach cons...
Hojin Kee, Newton Petersen, Jacob Kornerup, Shuvra...
CODES
2007
IEEE
14 years 1 months ago
Predator: a predictable SDRAM memory controller
Memory requirements of intellectual property components (IP) in contemporary multi-processor systems-on-chip are increasing. Large high-speed external memories, such as DDR2 SDRAM...
Benny Akesson, Kees Goossens, Markus Ringhofer
ICMCS
2007
IEEE
104views Multimedia» more  ICMCS 2007»
14 years 1 months ago
A Perception-based Scalable Encryption Model for AVS Audio
Audio Video coding Standard (AVS) is China’s secondgeneration source coding/decoding standard with fully Intellectual Properties. As the sixth part of AVS standard, AVSDRM aims ...
Lan Juan, Huang Tie-Jun, Qu Jun-Hua
CODES
2006
IEEE
14 years 1 months ago
Design space exploration of real-time multi-media MPSoCs with heterogeneous scheduling policies
Real-time multi-media applications are increasingly being mapped onto MPSoC (multi-processor system-on-chip) platforms containing hardware-software IPs (intellectual property) alo...
Minyoung Kim, Sudarshan Banerjee, Nikil Dutt, Nali...