Sciweavers

816 search results - page 108 / 164
» Interconnect design methods for memory design
Sort
View
MM
2006
ACM
140views Multimedia» more  MM 2006»
14 years 1 months ago
Instant archaeologies: digital lenses to probe and to perforate the urban fabric
The paper discusses the digital artwork series Impossible Geographies, works that weave dynamic cartographies of invisible, fragile and hybrid spaces. Impossible Geographies 01: M...
Petra Gemeinboeck, Atau Tanaka, Andy Dong
EUROPAR
2010
Springer
13 years 8 months ago
Multithreaded Geant4: Semi-automatic Transformation into Scalable Thread-Parallel Software
This work presents an application case study. Geant4 is a 750,000 line toolkit first designed in the mid-1990s and originally intended only for sequential computation. Intel's...
Xin Dong 0004, Gene Cooperman, John Apostolakis
HPCA
2011
IEEE
12 years 11 months ago
Bloom Filter Guided Transaction Scheduling
Contention management is an important design component to a transactional memory system. Without effective contention management to ensure forward progress, a transactional memory...
Geoffrey Blake, Ronald G. Dreslinski, Trevor N. Mu...
DAC
2006
ACM
14 years 8 months ago
Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification
Ever-growing complexity is forcing design to move above RTL. For example, golden functional models are being written as clearly as possible in software and not optimized or intend...
Xiushan Feng, Alan J. Hu
TVLSI
2008
197views more  TVLSI 2008»
13 years 7 months ago
Leakage Minimization of SRAM Cells in a Dual-Vt and Dual-Tox Technology
-- Aggressive CMOS scaling results in low threshold voltage and thin oxide thickness for transistors manufactured in deep submicron regime. As a result, reducing the subthreshold a...
Behnam Amelifard, Farzan Fallah, Massoud Pedram