Sciweavers

816 search results - page 130 / 164
» Interconnect design methods for memory design
Sort
View
CF
2010
ACM
13 years 10 months ago
Global management of cache hierarchies
Cache memories currently treat all blocks as if they were equally important, but this assumption of equally importance is not always valid. For instance, not all blocks deserve to...
Mohamed Zahran, Sally A. McKee
CANDT
2009
13 years 8 months ago
Overhearing the crowd: an empirical examination of conversation reuse in a technical support community
This paper describes a mixed method, empirical analysis of conversation reuse in an online technical support community. I find that the same characteristics that make the conversa...
Derek L. Hansen
JRTIP
2008
249views more  JRTIP 2008»
13 years 7 months ago
Model-based mapping of reconfigurable image registration on FPGA platforms
Abstract Image registration is a computationally intensive application in the medical imaging domain that places stringent requirements on performance and memory management efficie...
Mainak Sen, Yashwanth Hemaraj, William Plishker, R...
VLSID
2004
IEEE
147views VLSI» more  VLSID 2004»
14 years 8 months ago
Computing Silent Gate Models for Noise Analysis from Slew and Delay Tables
Abstract--In this paper, we present a new approach to calculate the steady state resistance values for CMOS library gates. These resistances are defined as simple equivalent models...
Shabbir H. Batterywala, Narendra V. Shenoy
SG
2005
Springer
14 years 1 months ago
Knowledge in the Loop: Semantics Representation for Multimodal Simulative Environments
This article describes the integration of knowledge based techniques into simulative Virtual Reality (VR) applications. The approach is motivated ltimodal Virtual Construction as a...
Marc Erich Latoschik, Peter Biermann, Ipke Wachsmu...