Sciweavers

816 search results - page 77 / 164
» Interconnect design methods for memory design
Sort
View
MICRO
1997
IEEE
86views Hardware» more  MICRO 1997»
14 years 1 months ago
Streamlining Inter-Operation Memory Communication via Data Dependence Prediction
We revisit memory hierarchy design viewing memory as an inter-operation communication agent. This perspective leads to the development of novel methods of performing inter-operati...
Andreas Moshovos, Gurindar S. Sohi
GLOBECOM
2006
IEEE
14 years 3 months ago
A Practical Switch-Memory-Switch Architecture Emulating PIFO OQ
— Emulating Output Queued (OQ) Switch with sustainable implementation cost and low fixed delay is always preferable in designing high performance routers. The SwitchMemory-Switch...
Nan Hua, Yang Xu, Peng Wang, Depeng Jin, Lieguang ...
ICADL
2003
Springer
140views Education» more  ICADL 2003»
14 years 2 months ago
LVS Digital Library Cluster with Fair Memory Utilization
A digital library system consists of LVS(Linux Virtual Server) operating with software clustering technology provides is designed on Linux environment. In the cluster of servers fa...
MinHwan Ok, Kyeongmo Kang, Myong-Soon Park
ANCS
2006
ACM
14 years 21 days ago
Efficient memory utilization on network processors for deep packet inspection
Deep Packet Inspection (DPI) refers to examining both packet header and payload to look for predefined patterns, which is essential for network security, intrusion detection and c...
Piti Piyachon, Yan Luo
DAC
2008
ACM
14 years 10 months ago
Low power passive equalizer optimization using tritonic step response
A low power passive equalizer using RL terminator is proposed and optimized in this work. The equalizer includes an inductor in series with the resistive terminator, which boosts ...
Ling Zhang, Wenjian Yu, Haikun Zhu, Alina Deutsch,...