Sciweavers

402 search results - page 38 / 81
» Is the island model fault tolerant
Sort
View
NCA
2011
IEEE
13 years 2 months ago
The effect of weight fault on associative networks
In the past three decades, the properties of associative networks has been extensively investigated. However, most existing results focus on the fault-free networks only. In implem...
Andrew Chi-Sing Leung, Pui-Fai Sum, Kevin Ho
ICIP
2006
IEEE
14 years 9 months ago
Computation Error Tolerance in Motion Estimation Algorithms
In this paper we study the computation error tolerance properties of motion estimation algorithms. We are motivated by two scenarios where hardware systems may introduce computati...
Hye-Yeon Cheong, In Suk Chong, Antonio Ortega
ISQED
2007
IEEE
206views Hardware» more  ISQED 2007»
14 years 2 months ago
Provisioning On-Chip Networks under Buffered RC Interconnect Delay Variations
Abstract—A Network-on-Chip (NoC) replaces on-chip communication implemented by point-to-point interconnects in a multi-core environment by a set of shared interconnects connected...
Mosin Mondal, Tamer Ragheb, Xiang Wu, Adnan Aziz, ...
TDSC
2011
13 years 2 months ago
Application-Level Diagnostic and Membership Protocols for Generic Time-Triggered Systems
Abstract— We present on-line tunable diagnostic and membership protocols for generic time-triggered (TT) systems to detect crashes, send/receive omission faults and network parti...
Marco Serafini, Péter Bokor, Neeraj Suri, J...
ISCA
2005
IEEE
119views Hardware» more  ISCA 2005»
14 years 1 months ago
Rescue: A Microarchitecture for Testability and Defect Tolerance
Scaling feature size improves processor performance but increases each device’s susceptibility to defects (i.e., hard errors). As a result, fabrication technology must improve s...
Ethan Schuchman, T. N. Vijaykumar