Sciweavers

12673 search results - page 2423 / 2535
» Learning while designing
Sort
View
IEEEPACT
2002
IEEE
14 years 3 months ago
Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance
Simultaneous Multithreading (SMT) processors achieve high processor throughput at the expense of single-thread performance. This paper investigates resource allocation policies fo...
Gautham K. Dorai, Donald Yeung
INFOCOM
2002
IEEE
14 years 3 months ago
On Multiple Description Streaming with Content Delivery Networks
Abstract— CDNs have been widely used to provide low latency, scalability, fault tolerance, and load balancing for the delivery of web content and more recently streaming media. W...
John G. Apostolopoulos, Tina Wong, Susie J. Wee, D...
INFOCOM
2002
IEEE
14 years 3 months ago
Scalable IP Lookup for Programmable Routers
Abstract— Continuing growth in optical link speeds places increasing demands on the performance of Internet routers, while deployment of embedded and distributed network services...
David E. Taylor, John W. Lockwood, Todd S. Sproull...
IPPS
2002
IEEE
14 years 3 months ago
Implementing Associative Search and Responder Resolution
In a paper presented last year at WMPP’01 [Walker01], we described the initial prototype of an associative processor implemented using field-programmable logic devices (FPLDs). ...
Meiduo Wu, Robert A. Walker, Jerry L. Potter
MICRO
2002
IEEE
104views Hardware» more  MICRO 2002»
14 years 3 months ago
Reducing register ports for higher speed and lower energy
The key issues for register file design in high-performance processors are access time and energy. While previous work has focused on reducing the number of registers, we propose...
Il Park, Michael D. Powell, T. N. Vijaykumar
« Prev « First page 2423 / 2535 Last » Next »