Sciweavers

190 search results - page 31 / 38
» Level Lines based Disocclusion
Sort
View
SC
1992
ACM
14 years 1 months ago
Willow: A Scalable Shared Memory Multiprocessor
We are currently developing Willow, a shared-memory multiprocessor whose design provides system capacity and performance capable of supporting over a thousand commercial microproc...
John K. Bennett, Sandhya Dwarkadas, Jay A. Greenwo...
CODES
2004
IEEE
14 years 1 months ago
Power analysis of system-level on-chip communication architectures
For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumpti...
Kanishka Lahiri, Anand Raghunathan
WSC
1997
13 years 11 months ago
Before Dynamic Simulation: Systematic Layout Design from Scratch
Excellent production design and planning depends on accurate simulation of a high quality layout. A good layout project will always begin with an analysis of the production volume...
David P. Sly
CN
2007
95views more  CN 2007»
13 years 9 months ago
Quality-of-Service routing with path information aggregation
Most of the research proposals on Quality-of-Service (QoS) mechanisms have focused on providing guarantees in a single domain. Supporting QoS guarantees in the interdomain setting...
W.-Y. Tam, King-Shan Lui, Suleyman Uludag, Klara N...
ANLP
1997
106views more  ANLP 1997»
13 years 11 months ago
Incremental Finite-State Parsing
This paper describes a new finite-state shallow parser. It merges constructive and reductionist approaches within a highly modular architecture. Syntactic information is added at ...
Salah Ait-Mokhtar, Jean-Pierre Chanod