Sciweavers

331 search results - page 21 / 67
» Limits on Multiple Instruction Issue
Sort
View
FCCM
1997
IEEE
118views VLSI» more  FCCM 1997»
14 years 1 months ago
Implementation of single precision floating point square root on FPGAs
Square root operation is hard to implement on FPGAs because of the complexity of the algorithms. In this paper, we present a non-restoring square root algorithm and two very simpl...
Yamin Li, Wanming Chu
ICPPW
2003
IEEE
14 years 2 months ago
Load Balancing on PC Clusters with the Super-Programming Model
Recent work in high-performance computing has shifted attention to PC clusters.. For PC-clusters, member nodes are independent computers connected by generalpurpose networks. The ...
Dejiang Jin, Sotirios G. Ziavras
HPCA
2011
IEEE
13 years 16 days ago
Exploiting criticality to reduce bottlenecks in distributed uniprocessors
Composable multicore systems merge multiple independent cores for running sequential single-threaded workloads. The performance scalability of these systems, however, is limited d...
Behnam Robatmili, Madhu Saravana Sibi Govindan, Do...
MICRO
2002
IEEE
97views Hardware» more  MICRO 2002»
14 years 1 months ago
Three extensions to register integration
Register integration (or just integration) is a register renaming discipline that implements instruction reuse via physical register sharing. Initially developed to perform squash...
Vlad Petric, Anne Bracy, Amir Roth
ICASSP
2011
IEEE
13 years 15 days ago
Parallel computation of adaptive lattice filters
Parallel computation of the adaptive lattice filtering algorithm is difficult due to the dependency problem caused by feedback operations. The conventional control-level paralle...
Dong-hwan Lee, Wonyong Sung