Sciweavers

1929 search results - page 232 / 386
» Load Balancing with Memory
Sort
View
ISCAS
2008
IEEE
122views Hardware» more  ISCAS 2008»
14 years 5 months ago
A nano-CMOS process variation induced read failure tolerant SRAM cell
— In a nanoscale technology, memory bits are highly susceptible to process variation induced read/write failures. To address the above problem, in this paper a new memory cell is...
Jawar Singh, Jimson Mathew, Saraju P. Mohanty, Dhi...
ISORC
2005
IEEE
14 years 4 months ago
Object-Reuse for More Predictable Real-Time Java Behavior
One of the problems with Java for real-time systems is the unpredictable behavior of garbage collection (GC). GC introduces unexpected load and causes undesirable delays for real-...
Jameela Al-Jaroodi, Nader Mohamed
VISUALIZATION
2000
IEEE
14 years 3 months ago
Multi-user view-dependent rendering
In this paper we are presenting a novel architecture which allows rendering of large-shared dataset at interactive rates on an inexpensive workstation. The idea is based on view-d...
Jihad El-Sana
SP
1998
IEEE
14 years 2 months ago
Stack and Queue Integrity on Hostile Platforms
When computationally intensive tasks have to be carried out on trusted, but limited, platforms such as smart cards, it becomes necessary to compensate for the limited resources me...
Premkumar T. Devanbu, Stuart G. Stubblebine
NETWORKING
2010
14 years 3 days ago
Handling Transient Link Failures Using Alternate Next Hop Counters
In this paper, we propose a routing technique to alleviate packet loss due to transient link failures, which are major causes of disruption in the Internet. The proposed technique ...
Suksant Sae Lor, Raul Landa, Redouane Ali, Miguel ...