Sciweavers

980 search results - page 42 / 196
» Logical Testing
Sort
View
DATE
2008
IEEE
106views Hardware» more  DATE 2008»
14 years 2 months ago
Low Power Illinois Scan Architecture for Simultaneous Power and Test Data Volume Reduction
We present Low Power Illinois scan architecture (LPILS) to achieve power dissipation and test data volume reduction, simultaneously. By using the proposed scan architecture, dynam...
Anshuman Chandra, Felix Ng, Rohit Kapur
DFT
2004
IEEE
93views VLSI» more  DFT 2004»
13 years 11 months ago
First Level Hold: A Novel Low-Overhead Delay Fault Testing Technique
This paper presents a novel delay fault testing technique, which can be used as an alternative to the enhanced scan based delay fault testing, with significantly less design overh...
Swarup Bhunia, Hamid Mahmoodi-Meimand, Arijit Rayc...
DLOG
1998
13 years 9 months ago
Comparing Subsumption Optimizations
Effective systems for expressive description logics require a heavily-optimised subsumption checker incorporating a range of optimisation techniques. Because of the correspondence...
Ian Horrocks, Peter F. Patel-Schneider
ICWL
2007
Springer
14 years 1 months ago
A Web-Based E-Testing System Supporting Test Quality Improvement
In e-testing it is important to administer tests composed of good quality question items. By the term “quality” we intend the potential of an item in effectively discriminating...
Gennaro Costagliola, Filomena Ferrucci, Vittorio F...
IFIP
2003
Springer
14 years 24 days ago
Testing Mobile Wireless Applications
A framework is described that can be used to build and test application-level software for wireless mobile computing. It emulates the physical mobility of wireless devices by usin...
Ichiro Satoh