Sciweavers

980 search results - page 78 / 196
» Logical Testing
Sort
View
AHS
2006
IEEE
138views Hardware» more  AHS 2006»
14 years 1 months ago
Generalized Disjunction Decomposition for the Evolution of Programmable Logic Array Structures
Evolvable hardware refers to a self reconfigurable electronic circuit, where the circuit configuration is under the control of an evolutionary algorithm. Evolvable hardware has sh...
Emanuele Stomeo, Tatiana Kalganova, Cyrille Lamber...
SIGIR
2009
ACM
14 years 2 months ago
Revisiting logical imaging for information retrieval
Retrieval with Logical Imaging is derived from belief revision and provides a novel mechanism for estimating the relevance of a document through logical implication (i.e. P(q → ...
Guido Zuccon, Leif Azzopardi, C. J. van Rijsbergen
DDECS
2006
IEEE
79views Hardware» more  DDECS 2006»
14 years 1 months ago
Multiple-Vector Column-Matching BIST Design Method
- Extension of a BIST design algorithm is proposed in this paper. The method is based on a synthesis of a combinational block - the decoder, transforming pseudo-random code words i...
Petr Fiser, Hana Kubatova
DATE
2008
IEEE
124views Hardware» more  DATE 2008»
14 years 2 months ago
Automated Testability Enhancements for Logic Brick Libraries
Circuit fabrics composed of highly regular structures, called logic bricks, have been described recently for improving yield. An automated logic brick design flow based on a SAT ...
Jason G. Brown, Brian Taylor, Ronald D. Blanton, L...
ATAL
2005
Springer
14 years 1 months ago
Dynamic epistemic logic with assignment
We add assignment operators to languages for epistemic actions, so that change of knowledge and change of facts can be combined in specifications of multi-agent system dynamics. ...
Hans P. van Ditmarsch, Wiebe van der Hoek, Barteld...