Sciweavers

2409 search results - page 20 / 482
» Logical systems for structured specifications
Sort
View
GLVLSI
2007
IEEE
194views VLSI» more  GLVLSI 2007»
14 years 1 months ago
Probabilistic maximum error modeling for unreliable logic circuits
Reliability modeling and evaluation is expected to be one of the major issues in emerging nano-devices and beyond 22nm CMOS. Such devices would have inherent propensity for gate f...
Karthikeyan Lingasubramanian, Sanjukta Bhanja
CSREAESA
2004
13 years 11 months ago
Automatic Extraction of Non-Iterated System Behavior from Verilog Specifications
In this paper we present an algorithm for automatic extraction of system behavior from a structural Verilog specification. The algorithm generates a series-parallel poset expressi...
Lubomir Ivanov
PODC
1994
ACM
14 years 1 months ago
Open Systems in TLA
We describe a method for writing assumption/guarantee specifications of concurrent systems. We also provide a proof rule for reasoning about the composition of these systems. Spec...
Martín Abadi, Leslie Lamport
LISP
2002
105views more  LISP 2002»
13 years 9 months ago
Specification Diagrams for Actor Systems
Abstract. Specification diagrams (SD's) are a novel form of graphical notation for specifying open distributed object systems. The design goal is to define notation for specif...
Scott F. Smith, Carolyn L. Talcott
INFSOF
2006
158views more  INFSOF 2006»
13 years 9 months ago
DEVSpecL: DEVS specification language for modeling, simulation and analysis of discrete event systems
Discrete EVent Systems Specification (DEVS) formalism supports specification of discrete event models in a hierarchical modular manner. This paper proposes a DEVS modeling languag...
Ki Jung Hong, Tag Gon Kim