Sciweavers

1010 search results - page 110 / 202
» Logics for Contravariant Simulations
Sort
View
DAC
2006
ACM
14 years 9 months ago
Transistor abstraction for the functional verification of FPGAs
or Abstraction for the Functional Verification of FPGAs Guy Dupenloup, Thierry Lemeunier, Roland Mayr Altera Corporation 101 Innovation Drive San Jose, CA 95134 1-408-544-8672 {gdu...
Guy Dupenloup, Thierry Lemeunier, Roland Mayr
PERCOM
2006
ACM
14 years 7 months ago
Virtual Channel Management for Densely Deployed IEEE 802.15.4 LR-WPANs
The number of channels specified for IEEE 802.15.4 Low-Rate Wireless Personal Area Networks (LR-WPANs) is too few to operate many applications of WPANs in the same area. To overco...
Tae-Hyun Kim, Jae Yeol Ha, Sunghyun Choi, Wook Hyu...
ICCS
2009
Springer
14 years 2 months ago
Modular, Fine-Grained Adaptation of Parallel Programs
We present a modular approach to realizing fine-grained adaptation of program behavior in a parallel environment. Using a compositional framework based on function call intercepti...
Pilsung Kang 0002, Naresh K. C. Selvarasu, Naren R...
PRDC
2008
IEEE
14 years 2 months ago
Conjoined Pipeline: Enhancing Hardware Reliability and Performance through Organized Pipeline Redundancy
Reliability has become a serious concern as systems embrace nanometer technologies. In this paper, we propose a novel approach for organizing redundancy that provides high degree ...
Viswanathan Subramanian, Arun K. Somani
FMCAD
2007
Springer
14 years 2 months ago
Formal Verification of Partial Good Self-Test Fencing Structures
— The concept of applying partial fencing to logic built-in self test (LBIST) hardware structures for the purpose of using partially good chips is well known in the chip design i...
Adrian E. Seigler, Gary A. Van Huben, Hari Mony