Sciweavers

1010 search results - page 34 / 202
» Logics for Contravariant Simulations
Sort
View
PATMOS
2007
Springer
14 years 2 months ago
Exploiting Input Variations for Energy Reduction
The deep submicron semiconductor technologies will make the worst-case design impossible, since they can not provide design margins that it requires. Research directions should go ...
Toshinori Sato, Yuji Kunitake
WSC
1998
13 years 9 months ago
Emulation of a Material Delivery System
Emulation is the process of exactly imitating a real system. Recent advances in simulation technology make it possible to emulate real world control systems by using a system'...
Todd LeBaron, Kelly Thompson
QEST
2007
IEEE
14 years 2 months ago
Stochastic Game Logic
Stochastic game logic (SGL) is a new temporal logic that combines features of alternating temporal logic (to formalize the individual views and cooperation and reaction facilities...
Christel Baier, Tomás Brázdil, Marcu...
ASYNC
1997
IEEE
123views Hardware» more  ASYNC 1997»
14 years 7 days ago
On the Realisation of Delay-Insensitive Asynchronous Circuits with CMOS Ternary Logic
The realisation of Delay-Insensitive (DI) asynchronous circuits with a CMOS ternary logic is described in this paper. The main advantage of temary logic is the easy realisation of...
Riccardo Mariani, Roberto Roncella, Roberto Salett...
FPGA
2007
ACM
114views FPGA» more  FPGA 2007»
14 years 2 months ago
Design of a logic element for implementing an asynchronous FPGA
A reconfigurable logic element (LE) is developed for use in constructing a NULL Convention Logic (NCL) FPGA. It can be configured as any of the 27 fundamental NCL gates, including...
Scott C. Smith