Sciweavers

1307 search results - page 47 / 262
» Low Power Hardware for a High Performance PDA
Sort
View
EUC
2005
Springer
14 years 1 months ago
On Tools for Modeling High-Performance Embedded Systems
Abstract. Most of the new embedded systems require high performance processors at low power. To cater to these needs, most semiconductor companies are designing multi-core processo...
Anilkumar Nambiar, Vipin Chaudhary
CBMS
2009
IEEE
14 years 2 months ago
Lessons learned in developing a low-cost high performance medical imaging cluster
This paper explores the usefulness of the Sony PlayStation 3 R (PS3) for medical image processing. Medical image processing often entails dealing with a large number of high resol...
Kirt D. Lillywhite, Dah-Jye Lee, Sameer Antani, Do...
DATE
2006
IEEE
126views Hardware» more  DATE 2006»
14 years 1 months ago
Analysis and modeling of power grid transmission lines
Power distribution and signal transmission are becoming key limiters for chip performance in nanometer era. These issues can be simultaneously addressed by designing transmission ...
J. Balachandran, Steven Brebels, G. Carchon, T. We...
DAC
2005
ACM
13 years 9 months ago
Keeping hot chips cool
With 90nm CMOS in production and 65nm testing in progress, power has been pushed to the forefront of design metrics. This paper will outline practical techniques that are used to ...
Ruchir Puri, Leon Stok, Subhrajit Bhattacharya
ICCAD
1995
IEEE
135views Hardware» more  ICCAD 1995»
13 years 11 months ago
An iterative improvement algorithm for low power data path synthesis
We address the problem of minimizing power consumption in behavioral synthesis of data-dominated circuits. The complex nature of power as a cost function implies that the effects ...
Anand Raghunathan, Niraj K. Jha