Sciweavers

1307 search results - page 68 / 262
» Low Power Hardware for a High Performance PDA
Sort
View
CAV
2008
Springer
99views Hardware» more  CAV 2008»
13 years 9 months ago
Functional Verification of Power Gated Designs by Compositional Reasoning
Power gating is a technique for low power design in which whole sections of the chip are powered off when they are not needed, and powered back on when they are. Functional correct...
Cindy Eisner, Amir Nahir, Karen Yorav
ISCAS
2003
IEEE
119views Hardware» more  ISCAS 2003»
14 years 29 days ago
Electrical characteristics of multi-layer power distribution grids
Abstract— The design of robust and area efficient power distribution networks for high speed, high complexity integrated circuits has become a challenging task. The integrity of...
Andrey V. Mezhiba, Eby G. Friedman
ICCD
2006
IEEE
140views Hardware» more  ICCD 2006»
14 years 4 months ago
Clustering-Based Microcode Compression
Abstract— Microcode enables programmability of (micro) architectural structures to enhance functionality and to apply patches to an existing design. As more features get added to...
Edson Borin, Mauricio Breternitz Jr., Youfeng Wu, ...
ISCAS
2002
IEEE
118views Hardware» more  ISCAS 2002»
14 years 18 days ago
A power-configurable bus for embedded systems
Pre-designed configurable platforms, possessing microprocessors, memories, and numerous peripherals on a single chip, are increasing in popularity in embedded system design. Platf...
Chuanjun Zhang, Frank Vahid
PPOPP
2003
ACM
14 years 28 days ago
User-controllable coherence for high performance shared memory multiprocessors
In programming high performance applications, shared address-space platforms are preferable for fine-grained computation, while distributed address-space platforms are more suita...
Collin McCurdy, Charles N. Fischer