Sciweavers

3799 search results - page 160 / 760
» Low Power or High Performance
Sort
View
VLDB
2007
ACM
129views Database» more  VLDB 2007»
16 years 4 months ago
Efficient Skyline Computation over Low-Cardinality Domains
Current skyline evaluation techniques follow a common paradigm that eliminates data elements from skyline consideration by finding other elements in the dataset that dominate them...
Michael D. Morse, Jignesh M. Patel, H. V. Jagadish
129
Voted
VTC
2008
IEEE
113views Communications» more  VTC 2008»
15 years 11 months ago
Non-Linear UWB Receivers with MLSE Post-Detection
— A wireless body area network with an average throughput of 500 kbps is considered based on ultra-wideband (UWB) pulse position modulation. For a long battery autonomy ultra low...
Florian Troesch, Thomas Zasowski, Armin Wittneben
ISLPED
1995
ACM
112views Hardware» more  ISLPED 1995»
15 years 8 months ago
Ultra-low-power analog associative memory core using flash-EEPROM-based programmable capacitors
Analog techniques can lead to ultra-efficient computational systems when applied to the right applications. The problem of associative memory is well suited to array-based analog ...
Alan Kramer, Roberto Canegallo, Mauro Chinosi, D. ...
JSAC
2007
108views more  JSAC 2007»
15 years 4 months ago
Optimal relay functionality for SNR maximization in memoryless relay networks
We explore the SNR-optimal relay functionality in a memoryless relay network, i.e. a network where, during each channel use, the signal transmitted by a relay depends only on the ...
Krishna Srikanth Gomadam, Syed Ali Jafar
ISCA
2011
IEEE
271views Hardware» more  ISCA 2011»
14 years 8 months ago
CRIB: consolidated rename, issue, and bypass
Conventional high-performance processors utilize register renaming and complex broadcast-based scheduling logic to steer instructions into a small number of heavily-pipelined exec...
Erika Gunadi, Mikko H. Lipasti