Sciweavers

3799 search results - page 640 / 760
» Low Power or High Performance
Sort
View
ICS
2005
Tsinghua U.
15 years 10 months ago
Low-power, low-complexity instruction issue using compiler assistance
In an out-of-order issue processor, instructions are dynamically reordered and issued to function units in their dataready order rather than their original program order to achiev...
Madhavi Gopal Valluri, Lizy Kurian John, Kathryn S...
DAC
2009
ACM
16 years 5 months ago
Dynamic thermal management via architectural adaptation
Exponentially rising cooling/packaging costs due to high power density call for architectural and software-level thermal management. Dynamic thermal management (DTM) techniques co...
Ramkumar Jayaseelan, Tulika Mitra
MICRO
2007
IEEE
150views Hardware» more  MICRO 2007»
15 years 10 months ago
Leveraging 3D Technology for Improved Reliability
Aggressive technology scaling over the years has helped improve processor performance but has caused a reduction in processor reliability. Shrinking transistor sizes and lower sup...
Niti Madan, Rajeev Balasubramonian
WINET
2010
144views more  WINET 2010»
15 years 2 months ago
Cross-layer quality-driven adaptation for scheduling heterogeneous multimedia over 3G satellite networks
Wireless networks are experiencing a paradigm shift from focusing on the traditional data transfer to accommodating the rapidly increasing multimedia traffic. Hence, their schedul...
Hongfei Du, Xiaozheng Huang, Jie Liang, Jiangchuan...
CVPR
2008
IEEE
16 years 6 months ago
Margin-based discriminant dimensionality reduction for visual recognition
Nearest neighbour classifiers and related kernel methods often perform poorly in high dimensional problems because it is infeasible to include enough training samples to cover the...
Hakan Cevikalp, Bill Triggs, Frédéri...