Sciweavers

240 search results - page 40 / 48
» Low energy asynchronous architectures
Sort
View
DAC
2006
ACM
14 years 8 months ago
Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies
The increasing use of Multiprocessor Systems-on-Chip (MPSoCs) for high performance demands of embedded applications results in high power dissipation. The memory subsystem is a la...
Ilya Issenin, Erik Brockmeyer, Bart Durinck, Nikil...
ASPDAC
2007
ACM
93views Hardware» more  ASPDAC 2007»
13 years 11 months ago
Flow-Through-Queue based Power Management for Gigabit Ethernet Controller
- This paper presents a novel architectural mechanism and a power management structure for the design of an energy-efficient Gigabit Ethernet controller. Key characteristics of suc...
Hwisung Jung, Andy Hwang, Massoud Pedram
CASES
2009
ACM
14 years 2 months ago
CGRA express: accelerating execution using dynamic operation fusion
Coarse-grained reconfigurable architectures (CGRAs) present an appealing hardware platform by providing programmability with the potential for high computation throughput, scalab...
Yongjun Park, Hyunchul Park, Scott A. Mahlke
JCP
2006
112views more  JCP 2006»
13 years 7 months ago
Mobile Agent Based Wireless Sensor Networks
Recently, mobile agents have been proposed for efficient data dissemination in sensor networks. In the traditional client/server-based computing architecture, data at multiple sour...
Min Chen, Taekyoung Kwon, Yong Yuan, Victor C. M. ...
IJHCR
2010
155views more  IJHCR 2010»
13 years 5 months ago
A Collaborative Replication Approach for Mobile-P2P Networks
This paper proposes CADRE (Collaborative Allocation and Deallocation of Replicas with Efficiency), which is a dynamic replication scheme for improving the typically low data avail...
Anirban Mondal, Sanjay Kumar Madria, Masaru Kitsur...