Sciweavers

240 search results - page 7 / 48
» Low energy asynchronous architectures
Sort
View
SASP
2008
IEEE
164views Hardware» more  SASP 2008»
14 years 2 months ago
AMPLE: An Adaptive Multi-Performance Processor for Low-Energy Embedded Applications
This paper proposes an energy efficient processor which can be used as a design alternative for the dynamic voltage scaling (DVS) processors in embedded system design. The proces...
Tohru Ishihara, Seiichiro Yamaguchi, Yuriko Ishito...
ASPDAC
2004
ACM
107views Hardware» more  ASPDAC 2004»
14 years 1 months ago
Fast, predictable and low energy memory references through architecture-aware compilation
The design of future high-performance embedded systems is hampered by two problems: First, the required hardware needs more energy than is available from batteries. Second, curren...
Peter Marwedel, Lars Wehmeyer, Manish Verma, Stefa...
IPSN
2007
Springer
14 years 1 months ago
MiniSec: a secure sensor network communication architecture
Secure sensor network communication protocols need to provide three basic properties: data secrecy, authentication, and replay protection. Secure sensor network link layer protoco...
Mark Luk, Ghita Mezzour, Adrian Perrig, Virgil D. ...
TVLSI
2010
13 years 2 months ago
A Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors
A new inter-processor communication architecture for chip multiprocessors is proposed which has a low area cost, flexible routing capability, and supports globally asynchronous loc...
Zhiyi Yu, Bevan M. Baas
SUTC
2006
IEEE
14 years 1 months ago
Protocol assessment issues in low duty cycle sensor networks: The switching energy
Energy assessment of MAC protocols for wireless sensor networks is generally based on the times of transmit, receive and sleep modes. The switching energy between two consecutive ...
Antonio G. Ruzzelli, Gregory M. P. O'Hare, Richard...