Sciweavers

102 search results - page 9 / 21
» Low-Transition Test Pattern Generation for BIST-Based Applic...
Sort
View
ASPDAC
2005
ACM
107views Hardware» more  ASPDAC 2005»
13 years 10 months ago
Constraint extraction for pseudo-functional scan-based delay testing
Recent research results have shown that the traditional structural testing for delay and crosstalk faults may result in over-testing due to the non-trivial number of such faults t...
Yung-Chieh Lin, Feng Lu, Kai Yang, Kwang-Ting Chen...
DFT
2008
IEEE
120views VLSI» more  DFT 2008»
14 years 3 months ago
Built-in-Self-Diagnostics for a NoC-Based Reconfigurable IC for Dependable Beamforming Applications
Integrated circuits (IC) targeting at the streaming applications for tomorrow are becoming a fast growing market. Applications such as beamforming require mass computing capabilit...
Oscar Kuiken, Xiao Zhang, Hans G. Kerkhoff
ISCAS
2007
IEEE
128views Hardware» more  ISCAS 2007»
14 years 2 months ago
SAT-based ATPG for Path Delay Faults in Sequential Circuits
Due to the development of high speed circuits beyond the 2-GHz mark, the significance of automatic test pattern generation for Path Delay Faults (PDFs) drastically increased in t...
Stephan Eggersglüß, Görschwin Fey,...
SEKE
2005
Springer
14 years 2 months ago
A State-Based Approach to Testing Aspect-Oriented Programs
This paper presents a state-based approach to testing aspect-oriented programs. Aspectual state models, as an extension to the testable FREE state model of classes, are exploited ...
Dianxiang Xu, Weifeng Xu, Kendall E. Nygard
ATS
2000
IEEE
98views Hardware» more  ATS 2000»
14 years 1 months ago
Embedded core testing using genetic algorithms
Testing of embedded cores is very difficult in SOC (system-on-a-chip), since the core user may not know the gate level implementation of the core, and the controllability and obse...
Ruofan Xu, Michael S. Hsiao