Sciweavers

46 search results - page 6 / 10
» MAP - Mining Architectures for Product Line Evaluations
Sort
View
FCCM
2002
IEEE
174views VLSI» more  FCCM 2002»
14 years 1 months ago
PAM-Blox II: Design and Evaluation of C++ Module Generation for Computing with FPGAs
This paper explores the implications of integrating flexible module generation into a compiler for FPGAs. The objective is to improve the programmabilityof FPGAs, or in other wor...
Oskar Mencer
HPCA
2008
IEEE
14 years 9 months ago
An OS-based alternative to full hardware coherence on tiled CMPs
The interconnect mechanisms (shared bus or crossbar) used in current chip-multiprocessors (CMPs) are expected to become a bottleneck that prevents these architectures from scaling...
Christian Fensch, Marcelo Cintra
CIKM
2010
Springer
13 years 7 months ago
Preference query evaluation over expensive attributes
Most database systems allow query processing over attributes that are derived at query runtime (e.g., user-defined functions and remote data calls to web services), making them e...
Justin J. Levandoski, Mohamed F. Mokbel, Mohamed E...
ECSA
2011
Springer
12 years 8 months ago
Delta-oriented architectural variability using MontiCore
Modeling of software architectures is a fundamental part of software development processes. Reuse of software components and early analysis of software topologies allow the reduct...
Arne Haber, Thomas Kutz, Holger Rendel, Bernhard R...
INFOCOM
1998
IEEE
14 years 24 days ago
Implementing Distributed Packet Fair Queueing in a Scalable Switch Architecture
To support the Internet's explosive growth and expansion into a true integrated services network, there is a need for cost-effective switching technologies that can simultaneo...
Donpaul C. Stephens, Hui Zhang