Sciweavers

353 search results - page 43 / 71
» MAPS: an integrated framework for MPSoC application parallel...
Sort
View
ICCAD
2001
IEEE
91views Hardware» more  ICCAD 2001»
14 years 4 months ago
A System for Synthesizing Optimized FPGA Hardware from MATLAB
Efficient high level design tools that can map behavioral descriptions to FPGA architectures are one of the key requirements to fully leverage FPGA for high throughput computatio...
Malay Haldar, Anshuman Nayak, Alok N. Choudhary, P...
IJHPCA
2010
88views more  IJHPCA 2010»
13 years 6 months ago
Madre: the Memory-Aware Data Redistribution Engine
We report on the development of a new computational framework for efficiently carrying out parallel data redistribution in a limited memory environment. This new library, MADRE (T...
Stephen F. Siegel, Andrew R. Siegel
BMCBI
2007
129views more  BMCBI 2007»
13 years 7 months ago
Integrated network reconstruction, visualization and analysis using YANAsquare
Background: Modeling of metabolic networks includes tasks such as network assembly, network overview, calculation of metabolic fluxes and testing the robustness of the network. Re...
Roland Schwarz, Chunguang Liang, Christoph Kaleta,...
MM
2005
ACM
215views Multimedia» more  MM 2005»
14 years 1 months ago
OpenVIDIA: parallel GPU computer vision
Graphics and vision are approximate inverses of each other: ordinarily Graphics Processing Units (GPUs) are used to convert “numbers into pictures” (i.e. computer graphics). I...
James Fung, Steve Mann
ECOOPW
1998
Springer
13 years 11 months ago
Providing Automatic Support for Heuristic Rules of Methods
In method-based software development, software engineers create artifacts based on the heuristic rules of the adopted method. Most CASE tools, however, do not actively assist soft...
Bedir Tekinerdogan, Mehmet Aksit