Sciweavers

3729 search results - page 103 / 746
» METRICS: a system architecture for design process optimizati...
Sort
View
ICCAD
2002
IEEE
92views Hardware» more  ICCAD 2002»
16 years 2 months ago
Optimization of a fully integrated low power CMOS GPS receiver
This paper describes an optimization technique able to optimize a complete wireless receiver architecture in a reasonable amount of time. The optimizer alternates between spice le...
Peter J. Vancorenland, Philippe Coppejans, Wouter ...
EMSOFT
2006
Springer
15 years 9 months ago
New approach to architectural synthesis: incorporating QoS constraint
Embedded applications like video decoding, video streaming and those in the network domain, typically have a Quality of Service (QoS) requirement which needs to be met. Apart from...
Harsh Dhand, Basant Kumar Dwivedi, M. Balakrishnan
ICS
2009
Tsinghua U.
16 years 9 days ago
Dynamic cache clustering for chip multiprocessors
This paper proposes DCC (Dynamic Cache Clustering), a novel distributed cache management scheme for large-scale chip multiprocessors. Using DCC, a per-core cache cluster is compri...
Mohammad Hammoud, Sangyeun Cho, Rami G. Melhem
131
Voted
BTW
2003
Springer
128views Database» more  BTW 2003»
15 years 10 months ago
Quality of Service and Optimization in Data Integration Systems
: Due to the ever increasing impacts of globalization, people will/have to work on data which is distributed all around the world [LKK+ 97]. Query processing on the corresponding d...
Reinhard Braumandl
ISSS
2002
IEEE
141views Hardware» more  ISSS 2002»
15 years 10 months ago
An Accelerated Datapath Width Optimization Scheme for Area Reduction of Embedded Systems
Datapath width optimization is very effective for reducing the area of a custom-made embedded system. The trivial way of optimization is to iteratively customize, evaluate, and r...
Hiroto Yasuura, Yun Cao, Mohammad Mesbah Uddin