Sciweavers

10805 search results - page 1992 / 2161
» Mapping Computation with No Memory
Sort
View
ANCS
2008
ACM
15 years 6 months ago
A programmable architecture for scalable and real-time network traffic measurements
Accurate and real-time traffic measurement is becoming increasingly critical for large variety of applications including accounting, bandwidth provisioning and security analysis. ...
Faisal Khan, Lihua Yuan, Chen-Nee Chuah, Soheil Gh...
CF
2006
ACM
15 years 6 months ago
Intermediately executed code is the key to find refactorings that improve temporal data locality
The growing speed gap between memory and processor makes an efficient use of the cache ever more important to reach high performance. One of the most important ways to improve cac...
Kristof Beyls, Erik H. D'Hollander
EDCC
2008
Springer
15 years 5 months ago
A Transient-Resilient System-on-a-Chip Architecture with Support for On-Chip and Off-Chip TMR
The ongoing technological advances in the semiconductor industry make Multi-Processor System-on-a-Chips (MPSoCs) more attractive, because uniprocessor solutions do not scale satis...
Roman Obermaisser, Hubert Kraut, Christian El Sall...
HUC
2010
Springer
15 years 5 months ago
MoviPill: improving medication compliance for elders using a mobile persuasive social game
Medication compliance is a critical component in the success of any medical treatment. However, only 50% of patients correctly adhere to their prescription regimens. Mobile and ub...
Rodrigo de Oliveira, Mauro Cherubini, Nuria Oliver
CCGRID
2010
IEEE
15 years 4 months ago
FaReS: Fair Resource Scheduling for VMM-Bypass InfiniBand Devices
In order to address the high performance I/O needs of HPC and enterprise applications, modern interconnection fabrics, such as InfiniBand and more recently, 10GigE, rely on network...
Adit Ranadive, Ada Gavrilovska, Karsten Schwan
« Prev « First page 1992 / 2161 Last » Next »