Sciweavers

85 search results - page 14 / 17
» Mapping Interconnection Networks into VEDIC Networks
Sort
View
OZCHI
2006
ACM
14 years 1 months ago
A wearable folding display for self-expression
This paper proposes the design rationale of a wearable display that is able to convey the behavioral typology of its wearers by merging insights from wearable computing, aesthetic...
Andrew Vande Moere, Monika Hoinkis
FPL
2005
Springer
226views Hardware» more  FPL 2005»
14 years 1 months ago
A Parallel MPEG-4 Encoder for FPGA Based Multiprocessor SoC
A parallel MPEG-4 Simple Profile encoder for FPGA based multiprocessor System-on-Chip (SOC) is presented. The goal is a computationally scalable framework independent of platform....
Olli Lehtoranta, Erno Salminen, Ari Kulmala, Marko...
WOMPAT
2001
Springer
14 years 7 days ago
CableS : Thread Control and Memory System Extensions for Shared Virtual Memory Clusters
Clusters of high-end workstations and PCs are currently used in many application domains to perform large-scale computations or as scalable servers for I/O bound tasks. Although cl...
Peter Jamieson, Angelos Bilas
CAL
2002
13 years 7 months ago
Worst-case Traffic for Oblivious Routing Functions
This paper presents an algorithm to find a worst-case traffic pattern for any oblivious routing algorithm on an arbitrary interconnection network topology. The linearity of channe...
Brian Towles, William J. Dally
FCCM
2006
IEEE
201views VLSI» more  FCCM 2006»
13 years 11 months ago
Hardware/Software Approach to Molecular Dynamics on Reconfigurable Computers
With advances in reconfigurable hardware, especially field-programmable gate arrays (FPGAs), it has become possible to use reconfigurable hardware to accelerate complex applicatio...
Ronald Scrofano, Maya Gokhale, Frans Trouw, Viktor...