Sciweavers

391 search results - page 6 / 79
» Massively parallel processing on a chip
Sort
View
ISCAS
2007
IEEE
133views Hardware» more  ISCAS 2007»
14 years 1 months ago
Design of a Massively Parallel Vision Processor based on Multi-SIMD Architecture
— Increasing demands for robust image recognition systems require vision processors not only with enormous computational capacities but also with sufficient flexibility to hand...
Kota Yamaguchi, Yoshihiro Watanabe, Takashi Komuro...
BMCBI
2010
95views more  BMCBI 2010»
13 years 7 months ago
An effective approach for identification of in vivo protein-DNA binding sites from paired-end ChIP-Seq data
Background: ChIP-Seq, which combines chromatin immunoprecipitation (ChIP) with high-throughput massively parallel sequencing, is increasingly being used for identification of prot...
Congmao Wang, Jie Xu, Dasheng Zhang, Zoe A. Wilson...
PPOPP
2012
ACM
12 years 3 months ago
Massively parallel breadth first search using a tree-structured memory model
Analysis of massive graphs has emerged as an important area for massively parallel computation. In this paper, it is shown how the Fresh Breeze trees-of-chunks memory model may be...
Tom St. John, Jack B. Dennis, Guang R. Gao
APIN
1999
107views more  APIN 1999»
13 years 7 months ago
Massively Parallel Probabilistic Reasoning with Boltzmann Machines
We present a method for mapping a given Bayesian network to a Boltzmann machine architecture, in the sense that the the updating process of the resulting Boltzmann machine model pr...
Petri Myllymäki
ICPR
2004
IEEE
14 years 8 months ago
From Massively Parallel Image Processors to Fault-Tolerant Nanocomputers
Parallel processors such as SIMD computers have been successfully used in various areas of high performance image and data processing. Due to their characteristics of highly regula...
Jie Han, Pieter Jonker