Sciweavers

613 search results - page 90 / 123
» Matching Power
Sort
View
ISSS
2002
IEEE
151views Hardware» more  ISSS 2002»
14 years 1 months ago
Tuning of Loop Cache Architectures to Programs in Embedded System Design
Adding a small loop cache to a microprocessor has been shown to reduce average instruction fetch energy for various sets of embedded system applications. With the advent of core-b...
Frank Vahid, Susan Cotterell
INFOCOM
2000
IEEE
14 years 1 months ago
Energy Efficient Battery Management
Abstract—A challenging aspect of mobile communications consists in exploring ways in which the available run time of terminals can be maximized. In this paper, we present a detai...
Carla-Fabiana Chiasserini, Ramesh R. Rao
MICRO
1999
IEEE
71views Hardware» more  MICRO 1999»
14 years 28 days ago
Selective Cache Ways: On-Demand Cache Resource Allocation
Increasing levels of microprocessor power dissipation call for new approaches at the architectural level that save energy by better matching of on-chip resources to application re...
David H. Albonesi
LOPSTR
1999
Springer
14 years 27 days ago
Annotations for Prolog - A Concept and Runtime Handling
Abstract. A concept of annotations for rendering procedural aspects of Prolog is presented, built around wellknown procedural concepts of Standard Prolog. Annotations describe prop...
Marija Kulas
KBSE
1998
IEEE
14 years 27 days ago
Specification-based Browsing of Software Component Libraries
Specification-based retrieval provides exact contentoriented access to component libraries but requires too much deductive power. Specification-based browsing evades this bottlene...
B. Fischer