102 search results - page 9 / 21 » Memory Interfacing and Instruction Specification for Reconfi... |
148
click to vote
ERSA
2007
15 years 5 months ago
2007
- Even though state-of-the-art FPGAs present new opportunities in exploring low-cost high-performance architectures for floating-point scientific applications, they also pose serio...
129
click to vote
HPCA
1998
IEEE
15 years 8 months ago
1998
IEEE
The explosive growth in the performance of microprocessors and networks has created a new opportunity to reduce the latency of fine-grain communication. Microprocessor clock speed...
143
click to vote
GRID
2000
Springer
15 years 7 months ago
2000
Springer
The creation of parameter study suites has recently become a more challenging problem as the parameter studies have become multi-tiered and the computational environment has becom...
138
click to vote
FCCM
2003
IEEE
15 years 9 months ago
2003
IEEE
Hybrid architectures, which are composed of a conventional processor closely coupled with reconfigurable logic, seem to combine the advantages of both types of hardware. They pres...
137
click to vote
DAC
2002
ACM
16 years 4 months ago
2002
ACM
Increasing non-recurring engineering (NRE) and mask costs are making it harder to turn to hardwired Application Specific Integrated Circuit (ASIC) solutions for high performance a...