Sciweavers

3202 search results - page 418 / 641
» Memory access scheduling
Sort
View
125
Voted
WWW
2008
ACM
16 years 3 months ago
Temporal views over rdf data
Supporting fast access to large RDF stores has been one of key challenges for enabling use of the Semantic Web in real-life applications, more so in sensor-based systems where lar...
Craig Sayers, Geetha Manjunath, K. S. Venugopal, R...
VLSID
2009
IEEE
170views VLSI» more  VLSID 2009»
16 years 3 months ago
Code Transformations for TLB Power Reduction
The Translation Look-aside Buffer (TLB) is a very important part in the hardware support for virtual memory management implementation of high performance embedded systems. The TLB...
Reiley Jeyapaul, Sandeep Marathe, Aviral Shrivasta...
109
Voted
HPCA
2008
IEEE
16 years 3 months ago
Power-Efficient DRAM Speculation
Power-Efficient DRAM Speculation (PEDS) is a power optimization targeted at broadcast-based sharedmemory multiprocessor systems that speculatively access DRAM in parallel with the...
Nidhi Aggarwal, Jason F. Cantin, Mikko H. Lipasti,...
EDBT
2006
ACM
157views Database» more  EDBT 2006»
16 years 2 months ago
Caching Complementary Space for Location-Based Services
In this paper, we propose a novel client-side, multi-granularity caching scheme, called "Complementary Space Caching" (CS caching), for location-based services in mobile ...
Ken C. K. Lee, Wang-Chien Lee, Baihua Zheng, Jianl...
145
Voted
IPPS
2007
IEEE
15 years 9 months ago
Improving Scalability of OpenMP Applications on Multi-core Systems Using Large Page Support
Modern multi-core architectures have become popular because of the limitations of deep pipelines and heating and power concerns. Some of these multi-core architectures such as the...
Ranjit Noronha, Dhabaleswar K. Panda