Sciweavers

3202 search results - page 460 / 641
» Memory access scheduling
Sort
View
ICCD
2005
IEEE
92views Hardware» more  ICCD 2005»
14 years 5 months ago
Mitigating Soft Errors in Highly Associative Cache with CAM-based Tag
Content Addressable Memories (CAM) are widely used for the tag portions in highly associative caches. Since data are not explicitly read out of tag array in CAM search, the detect...
Luong Dinh Hung, Masahiro Goshima, Shuichi Sakai
CAV
2009
Springer
156views Hardware» more  CAV 2009»
14 years 3 months ago
Towards Performance Prediction of Compositional Models in Industrial GALS Designs
Systems and Networks on Chips (NoCs) are a prime design focus of many hardware manufacturers. In addition to functional verification, which is a difficult necessity, the chip desi...
Nicolas Coste, Holger Hermanns, Etienne Lantreibec...
AINA
2008
IEEE
14 years 2 months ago
Thread Allocation in Chip Multiprocessor Based Multithreaded Network Processors
—This work tries to derive ideas for thread allocation in Chip Multiprocessor (CMP)-based network processors performing general applications by Continuous-Time Markov Chain model...
Yi-Neng Lin, Ying-Dar Lin, Yuan-Cheng Lai
IPPS
2007
IEEE
14 years 2 months ago
Analyzing the Scalability of Graph Algorithms on Eldorado
The Cray MTA-2 system provides exceptional performance on a variety of sparse graph algorithms. Unfortunately, it was an extremely expensive platform. Cray is preparing an Eldorad...
Keith D. Underwood, Megan Vance, Jonathan W. Berry...
FSE
2007
Springer
123views Cryptology» more  FSE 2007»
14 years 2 months ago
The Grindahl Hash Functions
In this paper we propose the Grindahl hash functions, which are based on components of the Rijndael algorithm. To make collision search sufficiently difficult, this design has the...
Lars R. Knudsen, Christian Rechberger, Søre...