Sciweavers

112 search results - page 14 / 23
» Microarchitectural exploration with Liberty
Sort
View
ISLPED
2010
ACM
229views Hardware» more  ISLPED 2010»
13 years 7 months ago
An energy efficient cache design using spin torque transfer (STT) RAM
The on-chip memory is a dominant source of power and energy consumption in modern and future processors. This paper explores the use of a new emerging non-volatile memory technolo...
Mitchelle Rasquinha, Dhruv Choudhary, Subho Chatte...
TVLSI
2002
84views more  TVLSI 2002»
13 years 7 months ago
Application of instruction analysis/scheduling techniques to resource allocation of superscalar processors
This paper presents the development of instruction analysis/scheduling CAD techniques to measure the distribution of functional unit usage and the micro operation level parallelis...
Ing-Jer Huang, Ping-Huei Xie
MEMOCODE
2010
IEEE
13 years 5 months ago
Elastic systems
Elastic systems provide tolerance to the variations in computation and communication delays. The incorporation of elasticity opens new opportunities for optimization using new corr...
Jordi Cortadella, Marc Galceran Oms, Michael Kishi...
DIM
2006
ACM
14 years 1 months ago
User centricity: a taxonomy and open issues
User centricity is a significant concept in federated identity management (FIM), as it provides for stronger user control and privacy. However, several notions of user-centricity...
Abhilasha Bhargav-Spantzel, Jan Camenisch, Thomas ...
OZCHI
2006
ACM
14 years 1 months ago
Beyond security: implications for the future of federated digital identity management systems
Federated identity management is often viewed by corporations as a solution to support secure online commerce by synthesising complex and fragmented user information into a single...
Christine Satchell, Graeme G. Shanks, Steve Howard...