Sciweavers

262 search results - page 27 / 53
» Mnemosyne: Designing and Implementing Network Short-Term Mem...
Sort
View
AAAIDEA
2005
IEEE
14 years 2 months ago
Design and Evaluation of Diffserv Functionalities in the MPLS Edge Router Architecture
—Differentiated Service (DiffServ) in combination with Multi-Protocol Label Switching (MPLS) is a promising technology in converting the best-effort Internet into a QoS-capable n...
Wei-Chu Lai, Kuo-Ching Wu, Ting-Chao Hou
FPGA
2010
ACM
232views FPGA» more  FPGA 2010»
13 years 8 months ago
High-throughput bayesian computing machine with reconfigurable hardware
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
Mingjie Lin, Ilia Lebedev, John Wawrzynek
FPL
2005
Springer
137views Hardware» more  FPL 2005»
14 years 2 months ago
Bitwise Optimised CAM for Network Intrusion Detection Systems
String pattern matching is a computationally expensive task, and when implemented in hardware, it can consume a large amount of resources for processing and storage. This paper pr...
Sherif Yusuf, Wayne Luk
CODES
2007
IEEE
14 years 2 months ago
A data protection unit for NoC-based architectures
Security is gaining increasing relevance in the development of embedded devices. Towards a secure system at each level of design, this paper addresses the security aspects related...
Leandro Fiorin, Gianluca Palermo, Slobodan Lukovic...
IRREGULAR
1998
Springer
14 years 21 days ago
The Distributed Object-Oriented Threads System DOTS
Abstract. We describe the design and implementation of the Distributed ObjectOriented Threads System (DOTS). This system is a complete redesign of the Distributed Threads System (D...
Wolfgang Blochinger, Wolfgang Küchlin, Andrea...