Sciweavers

288 search results - page 46 / 58
» Model checking SystemC designs using timed automata
Sort
View
ICCD
2006
IEEE
103views Hardware» more  ICCD 2006»
14 years 3 months ago
Requirements and Concepts for Transaction Level Assertions
— The latest development of hardware design and ation methodologies shows a trend towards abstraction levels higher than RTL, referred to as transaction level (TL). Transaction l...
Wolfgang Ecker, Volkan Esen, Michael Hull, Thomas ...
DAC
2009
ACM
14 years 7 months ago
Computing bounds for fault tolerance using formal techniques
Continuously shrinking feature sizes result in an increasing susceptibility of circuits to transient faults, e.g. due to environmental radiation. Approaches to implement fault tol...
André Sülflow, Görschwin Fey, Rol...
GLOBECOM
2010
IEEE
13 years 4 months ago
Packet-Reliability-Based Decode-and-Forward Distributed Space-Time Shift Keying
Motivated by the recent concept of Space-Time Shift Keying (STSK), we propose a novel cooperative STSK scheme, which is capable of achieving a flexible rate-diversity tradeoff, in ...
Shinya Sugiura, Sheng Chen, Lajos Hanzo
DATE
2008
IEEE
168views Hardware» more  DATE 2008»
14 years 1 months ago
Cycle-approximate Retargetable Performance Estimation at the Transaction Level
This paper presents a novel cycle-approximate performance estimation technique for automatically generated transaction level models (TLMs) for heterogeneous multicore designs. The...
Yonghyun Hwang, Samar Abdi, Daniel Gajski
IFIP13
2004
13 years 8 months ago
Analysing Dynamic Function Scheduling Decisions
: Function allocation, as a process used in the construction of dependable complex systems, is a significant aspect of the design and implementation of interactive systems. It invo...
Karsten Loer, Michael Hildebrandt, Michael D. Harr...