Sciweavers

309 search results - page 42 / 62
» Model checking transactional memories
Sort
View
DATE
2006
IEEE
111views Hardware» more  DATE 2006»
14 years 3 months ago
Functional test generation using property decompositions for validation of pipelined processors
Functional validation is a major bottleneck in pipelined processor design. Simulation using functional test vectors is the most widely used form of processor validation. While exi...
Heon-Mo Koo, Prabhat Mishra
FDL
2006
IEEE
14 years 3 months ago
MCF: A Metamodeling-based Visual Component Composition Framework
Reusing IP-cores to construct system models facilitated by automated generation of glue-logic, and automated composability checks can help designers to create efficient simulation...
Deepak Mathaikutty, Sandeep K. Shukla
ASPLOS
2008
ACM
13 years 12 months ago
Concurrency control with data coloring
Concurrency control is one of the main sources of error and complexity in shared memory parallel programming. While there are several techniques to handle concurrency control such...
Luis Ceze, Christoph von Praun, Calin Cascaval, Pa...
ITCC
2005
IEEE
14 years 3 months ago
Impact of Java Compressed Heap on Mobile/Wireless Communication
M-commerce has shown up as e-commerce in mobile and wireless communication, and now deals with on-line banking, stock trading, auctions, transactions, and mobile media. M-commerce...
Mayumi Kato, Chia-Tien Dan Lo
FTCS
1998
91views more  FTCS 1998»
13 years 11 months ago
How Fail-Stop are Faulty Programs?
Most fault-tolerant systems are designed to stop faulty programs before they write permanent data or communicate with other processes. This property (halt-on-failure) forms the co...
Subhachandra Chandra, Peter M. Chen