Sciweavers

2097 search results - page 376 / 420
» Modeling and Simulation of Hardware Software Systems with CD...
Sort
View
ICS
2001
Tsinghua U.
14 years 1 months ago
Cache performance for multimedia applications
The caching behavior of multimedia applications has been described as having high instruction reference locality within small loops, very large working sets, and poor data cache p...
Nathan T. Slingerland, Alan Jay Smith
ISCA
2006
IEEE
144views Hardware» more  ISCA 2006»
13 years 9 months ago
Conditional Memory Ordering
Conventional relaxed memory ordering techniques follow a proactive model: at a synchronization point, a processor makes its own updates to memory available to other processors by ...
Christoph von Praun, Harold W. Cain, Jong-Deok Cho...
GECCO
2004
Springer
145views Optimization» more  GECCO 2004»
14 years 2 months ago
Search Based Automatic Test-Data Generation at an Architectural Level
Abstract. The need for effective testing techniques for architectural level descriptions is widely recognised. However, due to the variety of domain-specific architectural descript...
Yuan Zhan, John A. Clark
IPPS
2010
IEEE
13 years 7 months ago
A GPU-inspired soft processor for high-throughput acceleration
There is building interest in using FPGAs as accelerators for high-performance computing, but existing systems for programming them are so far inadequate. In this paper we propose...
Jeffrey Kingyens, J. Gregory Steffan
RV
2007
Springer
130views Hardware» more  RV 2007»
14 years 3 months ago
Statistical Runtime Checking of Probabilistic Properties
Probabilistic correctness is another important aspect of reliable systems. A soft real-time system, for instance, exhibits probabilistic behaviors from tolerating some degrees of ...
Usa Sammapun, Insup Lee, Oleg Sokolsky, John Regeh...