79 search results - page 13 / 16 » Modeling and Validating Globally Asynchronous Design in Sync... |
CVPR
2008
IEEE
14 years 9 months ago
2008
IEEE
In this paper, we present a patch-based regression framework for addressing the human age and head pose estimation problems. Firstly, each image is encoded as an ensemble of order...
MEMOCODE
2006
IEEE
14 years 29 days ago
2006
IEEE
The theory of latency-insensitive design (LID) was recently invented to cope with the time closure problem in otherwise synchronous circuits and programs. The idea is to allow the...
GECCO
2006
Springer
13 years 10 months ago
2006
Springer
We use probabilistic boolean networks to simulate the pathogenesis of Dengue Hemorraghic Fever (DHF). Based on Chaturvedi's work, the strength of cytokine influences are mode...
ICS
2009
Tsinghua U.
14 years 1 months ago
2009
Tsinghua U.
Iterative stencil loops (ISLs) are used in many applications and tiling is a well-known technique to localize their computation. When ISLs are tiled across a parallel architecture...
MICRO
2007
IEEE
14 years 1 months ago
2007
IEEE
Recently, the microprocessor industry has moved toward chip multiprocessor (CMP) designs as a means of utilizing the increasing transistor counts in the face of physical and micro...