Sciweavers

588 search results - page 79 / 118
» Modeling and Verifying Circuits Using Generalized Relative T...
Sort
View
RTSS
1998
IEEE
14 years 11 days ago
Statistical Delay Guarantee of Virtual Clock
In this paper, we derive a statistical delay guarantee of the generalized Virtual Clock scheduling algorithm. We define the concept of an equivalent fluid and packet source and pr...
Pawan Goyal, Harrick M. Vin
INFOCOM
1994
IEEE
14 years 7 days ago
Scheduling Nonuniform Traffic in a Packet Switching System with Small Propagation Delay
A new model of nonuniform traffic is introduced for a single-hop packet-switching system. This traffic model allows arbitrary traffic streams subject only to a constraint on the nu...
Timothy Weller, Bruce Hajek
DAC
2002
ACM
14 years 9 months ago
DRG-cache: a data retention gated-ground cache for low power
In this paper we propose a novel integrated circuit and architectural level technique to reduce leakage power consumption in high performance cache memories using single Vt (trans...
Amit Agarwal, Hai Li, Kaushik Roy
FPGA
2009
ACM
159views FPGA» more  FPGA 2009»
14 years 2 months ago
Choose-your-own-adventure routing: lightweight load-time defect avoidance
Aggressive scaling increases the number of devices we can integrate per square millimeter but makes it increasingly difficult to guarantee that each device fabricated has the inte...
Raphael Rubin, André DeHon
SPATIALCOGNITION
1998
Springer
14 years 10 days ago
Mental Models in Spatial Reasoning
This chapter gives an overview of our ongoing experimental research in the MeMoSpace project, concerning the cognitive processes underlying human spatial reasoning. Our theoretical...
Markus Knauff, Reinhold Rauh, Christoph Schlieder,...