Sciweavers

6229 search results - page 190 / 1246
» Models of Computation for Networks on Chip
Sort
View
IFIP
2010
Springer
14 years 11 months ago
A Formal Analysis of Authentication in the TPM
The Trusted Platform Module (TPM) is a hardware chip designed to enable computers to achieve a greater level of security than is possible in software alone. To this end, the TPM pr...
Stéphanie Delaune, Steve Kremer, Mark Dermo...
IPPS
2007
IEEE
15 years 10 months ago
Modeling of NAMD's Network Input/Output on Large PC Clusters
This study examined the interplay among processor speed, cluster interconnect and file I/O, using parallel applications to quantify interactions. We focused on a common case wher...
Nancy Tran, Daniel A. Reed
CONSTRAINTS
2010
75views more  CONSTRAINTS 2010»
15 years 1 months ago
Redundant modeling in permutation weighted constraint satisfaction problems
Yat Chiu Law, Jimmy Ho-Man Lee, May H. C. Woo
89
Voted
MFCS
2005
Springer
15 years 9 months ago
Adversarial Queueing Model for Continuous Network Dynamics
Maria J. Blesa, Daniel Calzada, Antonio Fern&aacut...
DAC
2004
ACM
15 years 9 months ago
Extending the transaction level modeling approach for fast communication architecture exploration
System-on-Chip (SoC) designs are increasingly becoming more complex. Efficient on-chip communication architectures are critical for achieving desired performance in these systems....
Sudeep Pasricha, Nikil D. Dutt, Mohamed Ben-Romdha...