Sciweavers

    6229 search results - page 74 / 1246
    » Models of Computation for Networks on Chip
    Sort
    View
    NECO
    2011
    201views Computer Networks» more  NECO 2011»
    Learning a Generative Model of Images by Factoring Appearance and Shape
    13 years 3 months ago
    Learning a Generative Model of Images by Factoring Appearance and Shape
    Download  research.microsoft.com
    Nicolas Le Roux, Nicolas Heess, Jamie Shotton, Joh...
    claim paper
    Read More »
    WS
    2011
    ACM
    205views Computer Networks» more  WS 2011»
    LexInfo: A declarative model for the lexicon-ontology interface
    13 years 3 months ago
    LexInfo: A declarative model for the lexicon-ontology interface
    Download  www.sc.cit-ec.uni-bielefeld.de
    Philipp Cimiano, Paul Buitelaar, John McCrae, Mich...
    claim paper
    Read More »
    IJCV
    2012
    232views Computer Networks» more  IJCV 2012»
    Leveraging 3D City Models for Rotation Invariant Place-of-Interest Recognition
    11 years 11 months ago
    Leveraging 3D City Models for Rotation Invariant Place-of-Interest Recognition
    Download  www.stanford.edu
    Georges Baatz, Kevin Köser, David M. Chen, Ra...
    claim paper
    Read More »
    ASPDAC
    2006
    ACM
    95views Hardware» more  ASPDAC 2006»
    The design and implementation of a low-latency on-chip network
    14 years 2 months ago
    The design and implementation of a low-latency on-chip network
    Download  www.cl.cam.ac.uk
    — Many of the issues that will be faced by the designers of multi-billion transistor chips may be alleviated by the presence of a flexible global communication infrastructure. I...
    Robert D. Mullins, Andrew West, Simon W. Moore
    claim paper
    Read More »
    CDES
    2006
    100views Hardware» more  CDES 2006»
    Integrity and Integration Issues for Nano-Tube Based Interconnect Systems
    13 years 10 months ago
    Integrity and Integration Issues for Nano-Tube Based Interconnect Systems
    Download  ww1.ucmss.com
    : As we continue miniaturization of circuits into nano-scale, interconnects have been recognized as the limiting factor for next generation of computing structures. To increase the...
    Tulin Mangir
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.