Sciweavers

528 search results - page 95 / 106
» Modularizing error recovery
Sort
View
HPCA
2006
IEEE
14 years 8 months ago
BulletProof: a defect-tolerant CMP switch architecture
As silicon technologies move into the nanometer regime, transistor reliability is expected to wane as devices become subject to extreme process variation, particle-induced transie...
Kypros Constantinides, Stephen Plaza, Jason A. Blo...
CCS
2009
ACM
14 years 2 months ago
Finding bugs in exceptional situations of JNI programs
Software flaws in native methods may defeat Java’s guarantees of safety and security. One common kind of flaws in native methods results from the discrepancy on how exceptions...
Siliang Li, Gang Tan
ICC
2008
IEEE
158views Communications» more  ICC 2008»
14 years 2 months ago
Improving WSN Simulation and Analysis Accuracy Using Two-Tier Channel Models
— Accurate simulation and analysis of wireless protocols and systems is inherently dependent on an accurate model of the underlying channel. In this paper, we show that residual ...
Adnan Iqbal, Syed Ali Khayam
MICRO
2006
IEEE
84views Hardware» more  MICRO 2006»
14 years 1 months ago
Reunion: Complexity-Effective Multicore Redundancy
To protect processor logic from soft errors, multicore redundant architectures execute two copies of a program on separate cores of a chip multiprocessor (CMP). Maintaining identi...
Jared C. Smolens, Brian T. Gold, Babak Falsafi, Ja...
CEAS
2005
Springer
14 years 1 months ago
Experiences with Greylisting
Greylisting temporarily rejects mail from unknown sources on the theory that real mailers will retry while spamware won’t. I outline a taxonomy of greylisters and report some st...
John R. Levine